GB1087575A - Creation of Inventions and Patents with Artificial Intelligence

GB1087575A – Communications accumulation and distribution
– Google Patents

GB1087575A – Communications accumulation and distribution
– Google Patents
Communications accumulation and distribution

Info

Publication number
GB1087575A

GB1087575A
GB38208/64A
GB3820864A
GB1087575A
GB 1087575 A
GB1087575 A
GB 1087575A
GB 38208/64 A
GB38208/64 A
GB 38208/64A
GB 3820864 A
GB3820864 A
GB 3820864A
GB 1087575 A
GB1087575 A
GB 1087575A
Authority
GB
United Kingdom
Prior art keywords
character
memory
procedure
word
address
Prior art date
1963-10-04
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)

Expired

Application number
GB38208/64A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

RCA Corp

Original Assignee
RCA Corp
Radio Corporation of America
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
1963-10-04
Filing date
1964-09-18
Publication date
1967-10-18

1964-09-18
Application filed by RCA Corp, Radio Corporation of America
filed
Critical
RCA Corp

1967-10-18
Publication of GB1087575A
publication
Critical
patent/GB1087575A/en

Status
Expired
legal-status
Critical
Current

Links

Espacenet

Global Dossier

Discuss

Classifications

G—PHYSICS

G06—COMPUTING; CALCULATING OR COUNTING

G06F—ELECTRIC DIGITAL DATA PROCESSING

G06F9/00—Arrangements for program control, e.g. control units

G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs

G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode

G06F9/30003—Arrangements for executing specific machine instructions

G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands

G06F9/30025—Format conversion instructions, e.g. Floating-Point to Integer, decimal conversion

Abstract

1,087,575. Digital electric computer. RADIO CORPORATION OF AMERICA. Sept. 18, 1964 [Oct. 4, 1963], No. 38208/64. Heading G4A. A digital computer system for transferring data between a plurality of input and output lines and a corresponding plurality of message storage zones in a message storage memory comprises a procedure memory having addresses (identifying respective input and output lines) for corresponding procedure word storage locations, means to address cyclically all of said procedure word locations, a procedure register connected to receive information read from said procedure memory, means using the contents of said procedure register to address a line and a word location in said message storage memory and to condition a character signal path between the addressed line and the addressed location in said message storage memory, and means to modify and update the contents of said procedure register and write it back into said procedure memory. Ingoing charactere.-As described, with reference to input lines, an address from stage LA1 passes to Memory Address Register (MAR) 22 to address a word location in Procedure Memory (PM) 10 which corresponds to the line buffer to be serviced. Also the address from LA1 passes via line 73 to enable the specified line buffer. The addressed word in PM10 is read via Memory Register (MR) 24 to the Procedure Register 50, the portion LA then holding the address of the next line buffer to be serviced, MA holding the address in Memory 12 where the line information presently being serviced is to be stored and TALLY containing the information necessary to transfer the data from the input line. The TALLY contents then pass via line 65 to enable AND gate 18, also to AND gate 28 to determine the portion of the code conversion word to be used for the input character to be received, and via line 63 to COMMAND LOGIC 64 which then permits subsequent passage of a code connected character from CONVERSION REGISTER 30. The input character passes via gates 18, 20 to MAR 22 where the character constitutes the address of a code conversion and instruction word in the code conversion zone of MEMORY 10, the particular code to be used being selected by gate 28 under the instruction of the TALLY contents, the code being suitable for use in a Communications Data Processor (not shown). The word transferred includes the code converted character which is directed to stages CHAR of Register 30 land a machine instruction which is directed to INSTR, which is then passed to COMMAND LOGIC to produce the required result. The character in stages CHAR may then be forwarded to MEMORY 12. Outgoing characters.-The procedure is the same as above up to the information being transferred to the PROC. REG. 50. The TALLY stages then enable gate 44 and condition gate 28. The character in MEMORY 12 addressed by MA is then read out via gates 40, 42, 44, 20 to MAR 22, the character supplied being in the code used by the Communications Data Processor and constituting the address of a conversion word in the Conversion zone of MEMORY 10. The addressed conversion word is then directed to gate 28 and the character in the code specified for the particular output line buffer is passed to the CONV. REG. 30, the INSTR portion being passed to COMMAND LOGIC 64. The CHAR portion may then be passed along output line 16. Error detection and updating of control information.-If an invalid or unassigned character is received at Register 30 then stages INSTR has a machine instruction indicating that the character is invalid or unassigned. This instruction is passed to COMMAND LOGIC where it is decoded and produces a signal to reset stages CHAR and also to insert a predetermined error-indicating character into the stages CHAR, and to insert an error-indicating bit in stages TALLY. The procedure word is later returned to PROCEDURE MEMORY 10. After a predetermined number of characters has been transferred, the machine will examine the error indicating bit and may request re-transinsion, or include an error indicating character in the transmitted message. The stages TALLY and MA may be updated under the control of LOGIC 64 after transmission of each character to indicate the fact that an additional character of the message has been accumulated and to change the storage address for the next character, the updated procedure word being directed via gates 84, 86 to MEMORY REGISTER 24 from which the word is rewritten into MEMORY 10 in the same storage location that it previously occupied. Computer interrupt.-During specified time periods MEMORIES 10, 12 can be accessed by the Communications Data Processor via computer interrupt logic and gates (Fig. 1A, not shown) for the purpose of using or changing the procedure and conversion words or for the purpose of transferring message words to or from the CDP.

GB38208/64A
1963-10-04
1964-09-18
Communications accumulation and distribution

Expired

GB1087575A
(en)

Applications Claiming Priority (1)

Application Number
Priority Date
Filing Date
Title

US313808A

US3293618A
(en)

1963-10-04
1963-10-04
Communications accumulation and distribution

Publications (1)

Publication Number
Publication Date

GB1087575A
true

GB1087575A
(en)

1967-10-18

Family
ID=23217236
Family Applications (2)

Application Number
Title
Priority Date
Filing Date

GB38208/64A
Expired

GB1087575A
(en)

1963-10-04
1964-09-18
Communications accumulation and distribution

GB20119/67A
Expired

GB1087576A
(en)

1963-10-04
1964-09-18
Communications accumulation and distribution

Family Applications After (1)

Application Number
Title
Priority Date
Filing Date

GB20119/67A
Expired

GB1087576A
(en)

1963-10-04
1964-09-18
Communications accumulation and distribution

Country Status (3)

Country
Link

US
(1)

US3293618A
(en)

DE
(1)

DE1437267A1
(en)

GB
(2)

GB1087575A
(en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party

Publication number
Priority date
Publication date
Assignee
Title

DE1288108B
(en)

1964-05-28
1969-01-30
Western Electric Company Inc., New York, N.Y. (V.St.A.)

Integrated analog-digital switching system

US3461432A
(en)

1966-12-14
1969-08-12
Burroughs Corp
Bi-directional code converter

US3465302A
(en)

1967-03-21
1969-09-02
Ibm
Buffered teletypewriter device

US3723972A
(en)

1971-11-24
1973-03-27
A Chadda
Data communication system

US3772657A
(en)

1971-11-30
1973-11-13
Mi2 Inc Columbus
Magnetic tape data handling system employing dual data block buffers

US6938014B1
(en)

2002-01-16
2005-08-30
Sterling Commerce, Inc.
Non-repudiable translation of electronic documents

WO2003054657A2
(en)

2001-12-07
2003-07-03
Sterling Commerce, Inc.
Non-repudiable translation of electronic documents

Family Cites Families (6)

* Cited by examiner, † Cited by third party

Publication number
Priority date
Publication date
Assignee
Title

US3061192A
(en)

1958-08-18
1962-10-30
Sylvania Electric Prod
Data processing system

US3063036A
(en)

1958-09-08
1962-11-06
Honeywell Regulator Co
Information handling apparatus

US3142043A
(en)

1960-07-28
1964-07-21
Honeywell Regulator Co
Information handling apparatus for distributing data in a storage apparatus

US3200380A
(en)

1961-02-16
1965-08-10
Burroughs Corp
Data processing system

BE627529A
(en)

1962-02-01

US3202972A
(en)

1962-07-17
1965-08-24
Ibm
Message handling system

1963

1963-10-04
US
US313808A
patent/US3293618A/en
not_active
Expired – Lifetime

1964

1964-09-18
GB
GB38208/64A
patent/GB1087575A/en
not_active
Expired

1964-09-18
GB
GB20119/67A
patent/GB1087576A/en
not_active
Expired

1964-10-05
DE
DE19641437267
patent/DE1437267A1/en
not_active
Withdrawn

Also Published As

Publication number
Publication date

US3293618A
(en)

1966-12-20

GB1087576A
(en)

1967-10-18

DE1437267A1
(en)

1968-10-17

Contact information